培訓(xùn)方式以講課和實(shí)驗(yàn)穿插進(jìn)行。
IC Compiler 1?
?
Overview
The workshop starts out with a high-level introduction to IC Compiler? graphical user interface, during which you will learn about the 3 core commands place_opt, clock_opt, and route_opt, as well as the more targeted atomic commands for more specific needs.
?
You will learn the details of design and timing setup, including setting up physical and logical libraries, importing design formats and floorplans, and setting the design up for proper timing analysis.
?
The workshop goes in-depth into using IC Compiler to perform placement, power optimization, scan optimization, clock tree synthesis and routing operations, including interleaved logic optimizations. You will also learn how to perform Design-for-Manufacturing tasks in IC Compiler, including antenna fixing, via doubling, metal filling, and critical area optimization. Another unit is dedicated to the topic of the new Multi Scenario capabilities, including how to apply SDC constraint files and operating conditions and how to perform analysis and optimization in parallel. The unit will also show you the advantages of using on-chip-variation mode.
?
The class explores the new Design Planning features in IC Compiler, which support full flat floorplanning including automatic macro placement, power network synthesis and analysis, and prototype route and optimization.
?
The workshop is accompanied by comprehensive hands-on labs, which provide an opportunity to apply all concepts covered during the lectures.
?
Objectives?
At the end of this workshop the student should be able to:?
??
Read necessary files required to run IC Compiler, resolving common errors/warnings?
??
Set up timing for analysis and optimizations?
??
Perform placement and optimizations?
??
Analyze congestion maps and reports?
??
Perform power optimization?
??
Perform scan reordering using ScanDEF?
??
Set up the design for clock tree synthesis?
??
Perform clock tree synthesis and post-CTS optimizations?
??
Analyze timing and clock specifications post CTS?
??
Route the design using the core and atomic commands?
??
Describe the need for Multi-corner, Multi-Mode analysis, and optimization?
??
Specify a scenario in IC Compiler?
??
Analyze the design for SI and perform SI optimizations?
??
Perform unconstrained and freeze silicon ECOs?
??
Perform antenna fixing, via doubling, metal filling, filler cell insertion, critical area optimization?
??
Create a flat floorplan including core and IO area setup, power network synthesis and routing, timing driven macro placement?
??
Perform power network analysis and virtual pad insertion?
?
Audience Profile
ASIC, back-end,?or?layout designers with experience in standard-cell-based automatic Place and Route.
?
Prerequisites
To benefit the most from the material presented in this workshop, students should have working knowledge of Physical Design using Physical Compiler, Astro,?or?any other physical design tool.
?
Course Outline?
?
Unit 1?
??
Introduction?
??
IC Compiler Basic Flow?
??
Design Planning?
?
Unit 2?
??
Placement, Power and Test?
??
Clock Tree Synthesis?
?
Unit 3?
??
Multi Scenario Optimization?
??
Routing and Signal Integrity?
??
Chip Finishing and DFM?
|
亚洲AV无码AV日韩AV网站|
久久亚洲国产精品成人AV秋霞
|
久久精品国产亚洲AV忘忧草18
|
亚洲精品无码中文久久字幕|
亚洲日本在线免费观看|
亚洲一区精品中文字幕|
亚洲AV区无码字幕中文色|
亚洲热妇无码AV在线播放|
国产亚洲精品看片在线观看|
国产精品亚洲综合网站|
www国产亚洲精品久久久|
久久99亚洲综合精品首页|
麻豆亚洲AV成人无码久久精品|
亚洲乱理伦片在线观看中字
|
在线亚洲精品自拍|
亚洲色一色噜一噜噜噜|
精品亚洲成α人无码成α在线观看
|
亚洲精品乱码久久久久久蜜桃不卡|
三上悠亚亚洲一区高清|
久久久无码精品亚洲日韩软件
|
亚洲一区二区三区在线网站|
亚洲国产成人超福利久久精品|
亚洲乱码中文字幕小综合|
亚洲人成高清在线播放|
亚洲1234区乱码|
亚洲精品无码永久在线观看男男|
亚洲色大成网站www永久男同|
亚洲JLZZJLZZ少妇|
亚洲国产精品自产在线播放|
亚洲人成网站18禁止一区|
亚洲中久无码永久在线观看同|
亚洲精品乱码久久久久久自慰|
久久精品国产亚洲av四虎|
亚洲毛片在线观看|
亚洲国产超清无码专区|
亚洲中文字幕无码久久|
亚洲av乱码一区二区三区按摩|
午夜亚洲av永久无码精品|
国产精品亚洲玖玖玖在线观看|
亚洲情综合五月天|
亚洲人成网站影音先锋播放|
